position in design, layout and verification of analog integrated circuits for high speed chip to chip communication links (SerDes and/or memory IO) in advanced technology nodes (28nm and below). Key Responsibilities Develop block level specifications of very high-speed analog circuits that meet key...